Skip to content

FROMLIST: phy: qcom-qmp-ufs: Add Glymur support - #1833

Open
Pradeep P V K (Pradeep-pvk) wants to merge 3 commits into
qualcomm-linux:tech/storage/allfrom
Pradeep-pvk:topic/glymur_ufs_phy_v1
Open

Pradeep P V K (Pradeep-pvk) wants to merge 3 commits into
qualcomm-linux:tech/storage/allfrom
Pradeep-pvk:topic/glymur_ufs_phy_v1

Conversation

@Pradeep-pvk

Copy link
Copy Markdown
Contributor

Add the init sequence tables and config for the UFS QMP phy found in the Glymur SoC.

Link: https://lore.kernel.org/all/20260911-glymur_ufs_qcb_enablement-v1-5-b9fc5e2ee99a@oss.qualcomm.com/

@qcomlnxci
qcomlnxci requested review from a team and nitinrawat123 and removed request for a team September 15, 2026 11:01
…r QMP UFS PHY

Document the QMP UFS PHY on Glymur SoC.

Link: https://lore.kernel.org/all/20260911-glymur_ufs_qcb_enablement-v1-1-b9fc5e2ee99a@oss.qualcomm.com/
Signed-off-by: Pradeep P V K <pradeep.pragallapati@oss.qualcomm.com>
Document UFS Host Controller on Glymur SoC. Glymur UFSHC has a
multi-queue command (MCQ) register range in addition to the standard
one. So, both reg entries are required.

Link: https://lore.kernel.org/all/20260911-glymur_ufs_qcb_enablement-v1-2-b9fc5e2ee99a@oss.qualcomm.com/
Signed-off-by: Pradeep P V K <pradeep.pragallapati@oss.qualcomm.com>
Add the init sequence tables and config for the UFS QMP phy found in
the Glymur SoC.

Link: https://lore.kernel.org/all/20260911-glymur_ufs_qcb_enablement-v1-5-b9fc5e2ee99a@oss.qualcomm.com/
Signed-off-by: Pradeep P V K <pradeep.pragallapati@oss.qualcomm.com>
@qcomlnxci
qcomlnxci requested a review from a team September 15, 2026 11:21
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant